The CDBM CDBC is an 8-stage parallel input se- rial output shift register A parallel serial control input en- ables individual JAM inputs to each of 8 . Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise . CD The an 8-stage parallel input serial output shift register A parallel serial control input enables individual JAM inputs to each of 8 stages Q outputs are.

Author: Yozshular Gusho
Country: Cuba
Language: English (Spanish)
Genre: Science
Published (Last): 13 March 2005
Pages: 75
PDF File Size: 10.18 Mb
ePub File Size: 14.30 Mb
ISBN: 687-7-74121-613-7
Downloads: 20441
Price: Free* [*Free Regsitration Required]
Uploader: Febei

datawheet I did this before with a 74HC shift register and it clarified for me how it functions, but with the CD it’s a different story. That is what the data sheet says, at least. Have you hit all pins with a logic probe to make sure they have the voltage you think they do? It looks like a weird serial-in, last-three-bits-out, with parallel 8 bit preset shift register to me.



CD BE – Understanding the truth table. This cd4041 called a “preset” function. Data Sheet for the CD I’m not sure if this is the correct way to do it but I got some results that I don’t understand. In either case, after the clock rises, Q6, Q7, and Q8 are available on their respective output pins.

MarkT Brattain Member Posts: I read the truth table simply. Is this not happening? While doing the tests I wrote down the output state of Q8.

CD 데이터시트(PDF) – National Semiconductor (TI)

Mechanical switches should never drive logic clocks directly for this reason! CDBE with buttons and leds Q8. CD – truth table.

Here’s how I use the switches to duplicate what the MCU does: Q7 goes into Q8. Input s n – LOW 5. CDBE with buttons and leds. Under these conditions, the chip does not advance these 8 bits at all and SER IN is completely ignored.

I’ve just updated the schematic image. Clock falling doesn’t do cr4014 thing, as you would expect. What does Q1 Internal mean? CD – Q8 output.


PE – LOW 6.

JoeN Edison Member Posts: Basically I’m duplicating what a MCU does but at very slow speed. The first one was wrong, the 8 input switches should be connected to VDD, not ground. All bets are off until you debounce the push button driving the clock input – you will be getting anything from 1 to hundreds of edges everytime you press it at the moment.

According to the output table image CD – Q8 output. Here is it in English. I thought that the AVR has Schmitt trigger inputs when a port is configured for digital input. Input s n – HIGH I did this with one of the 8 inputs and in another test with two inputs simultaneously 3.

What does Qn-1 do?